Industry not specified

ASIC Digital Design , Staff Engineer

at Synopsys

Mid LevelNo visa sponsorshipC/C++/C#

Posted 19 hours ago

No clicks

Compensation: Not specified
City: Bengaluru
Country: India

**ASIC Digital Design Staff Engineer** in Bengaluru, India. Lead team in ASIC digital design. Key responsibilities include architecture, design of digital blocks, Verilog HDL coding. Strategic planning and mentoring required. Solid Senior-level experience. Proficiency in ASIC design tools (Synthesis, Place & Route) and technologies (SectorX developed by us). Collaborate cross-functionally, drive projects to completion.

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent years building RTL that ships in silicon, not just passes simulation. When you read a protocol specification, you see the corner cases that will break three months into verification, and you architect around them before anyone else notices. You are comfortable taking a huge page Ethernet spec and walking out with a micro-architecture that balances latency, power, and area without needing someone to hold your hand. You write Verilog that other engineers can actually read and maintain. Debugging asynchronous FIFO issues and CDC violations has taught you what good design discipline looks like, and you hold yourself to it even when schedules get tight. Multi-site collaboration does not slow you down. You can review someone's RTL in a different timezone, leave clear feedback, and move the design forward without waiting for a meeting. At Synopsys, you will work on IP cores that power everything from AI accelerators to automotive systems, and the designs you own will matter.

What You'll Be Doing

Design and code RTL for high-speed Ethernet IP cores ranging from 100G to 1.6T, focusing on low latency and timing closure in complex datapath and control logic

Translate protocol specifications and functional requirements into micro-architecture and detailed design documents for DesignWare IP in Ethernet, AMBA AXI, CHI, PCIe, USB, MIPI, or memory controller domains

Build and refine directed Verilog testbenches to improve functional and code coverage, analyzing metrics and defining targeted test cases that catch real bugs

Perform technical reviews of functional specs, micro-architecture documents, and RTL code from peers across global design teams

Drive timing analysis and closure for high-speed designs using synthesis, STA, lint, CDC, and formal verification flows

Apply low power design methodologies and automotive safety requirements to IP development

Collaborate with verification, integration, and product teams across Bangalore, the US, and other global sites to deliver production-quality IP on schedule

The Impact You Will Have

Your RTL will ship in customer SoCs powering data center infrastructure, automotive platforms, and AI systems used by millions of people

The micro-architecture decisions you make today will determine whether a customer's chip meets their performance and power targets six months from now

Your coverage improvements and directed tests will catch silicon bugs before tapeout, saving customers months of respins and lost revenue

The design quality and documentation you deliver will set the standard for how the rest of the IP team approaches complex protocol implementations

Your timing closure work on multi-gigabit interfaces will enable Synopsys to stay ahead in the race toward higher-speed Ethernet and interconnect IP

The technical reviews you provide will level up junior engineers and prevent architectural mistakes from becoming costly late-stage fixes

Your ability to work across sites will keep globally distributed projects on track and reduce friction in cross-functional handoffs

What You'll Need

Bachelor's in Electrical Engineering with 6+ years of hands-on ASIC or IP design experience, or Master's with 4+ years

Deep RTL design experience on IP cores or SoC subsystems that have taped out or shipped to customers

Strong working knowledge of at least one protocol from this list: AMBA (AHB, AXI, CHI), SD, eMMC, DDR, PCIe, USB, MIPI. High-speed Ethernet (100G and above) experience is a strong plus

Proven ability to create micro-architecture and detailed design documents from functional specs for small to medium complexity blocks, especially control-path designs like async FIFOs, DMA engines, or SRAM/DPRAM interfaces

Hands-on experience with Verilog or SystemVerilog, simulation tools, synthesis flows, static timing analysis, lint, CDC, and formal verification tools

Solid understanding of high-speed, low-latency design techniques and timing closure challenges. Experience with datapath designs or arithmetic algorithms like FEC is a plus

Familiarity with Perforce or similar version control systems, and scripting in Perl or shell for automation

Who You Are

You can take a vague feature request and turn it into a clean, implementable design without needing three rounds of clarification meetings

When you review RTL, you catch the subtle issues that would have caused problems in integration, and you explain them clearly enough that the engineer learns something

You know how to prioritize when you are juggling timing closure, coverage improvements, and a design review scheduled for tomorrow, and nothing falls through the cracks

You communicate technical tradeoffs in writing and in review meetings with enough clarity that engineers in other timezones can act on your feedback without a follow-up call

You push back when a spec is ambiguous or a schedule does not account for real design complexity, and you do it in a way that moves the conversation forward

You treat documentation as part of the design, not an afterthought, because you know the next person reading your micro-arch doc might be you in six months

The Team You'll Be Part Of

You will join the IPG Group at the Bangalore Design Center as a technical individual contributor working on DesignWare IP cores. This is a multi-site team spread across global locations, focused on delivering high-speed protocol IP in areas like Ethernet, AMBA, PCIe, USB, MIPI, and memory controllers. The work is technically challenging, the designs are complex, and the team expects you to own your deliverables with minimal supervision while collaborating across timezones to hit shared milestones.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Back to all C/C++ jobs

Apply now