
ASIC DV Engineer, Principal/Mgr
at Qualcomm
Posted 17 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- Not specified
Currency: Not specified
**Principal/Mgr ASIC Design Verification Engineer** needed for semantic parsing and computer vision projects. Lead verification of complex ASICs, using SystemVerilog, UVM, and Mercurial. Ensure functional correctness and performance targets. Require 10+ years' ASIC DV experience, with 5+ in computer vision or related domains. Proficiency in Python, C/C++, and hardware description languages. Manage project goals, mentor junior engineers.
No additional description provided.
