Tech Job Finder - Find Software, Tech Sales and Product Manager Jobs.
Sign In
OR continue with e-mail and password
E-mail address
Password
Don't have an account?
Reset password
Join Tech Job Finder
OR continue with e-mail and password
Username
E-mail address
Password
Confirm Password
How did you hear about us?
By signing up, you agree to our Terms & Conditions and Privacy Policy.

Custom Memory Design Engineer

at TSMC

Back to all C/C++ jobs
TSMC logo
Industry not specified

Custom Memory Design Engineer

at TSMC

Mid LevelNo visa sponsorshipC/C++/C#

Posted a day ago

No clicks

Compensation
Not specified

Currency: Not specified

City
Not specified
Country
Not specified

quantitatively-focused Custom Memory Design Engineer, leveraging extensive knowledge in SRAM assist logic and memory compilers to conceive and execute leading-edge DRAM and SRAM memory subsystem designs. Key responsibilities involve collaboratively driving design customization, integrating IP cores usingSystemC and UVM, as well as profiling memory access patterns. Must have proven proficiency in Cadence Innovus, Synopsys IC Compiler, and n Vet, along with in-depth understanding of memory design flows and optimal memory hierarchy. Ideal candidate boasts 7-10 years of relevant experience and a Bachelor's degree in Electrical or Computer Engineering. Offer additional expertise in Verilog, C++, and Python, plus exposure to machine learning applications. Apply today for this mid-senior level opportunity shaping cutting-edge memory solutions.

No additional description provided.

Custom Memory Design Engineer

at TSMC

Back to all C/C++ jobs
TSMC logo
Industry not specified

Custom Memory Design Engineer

at TSMC

Mid LevelNo visa sponsorshipC/C++/C#

Posted a day ago

No clicks

Compensation
Not specified

Currency: Not specified

City
Not specified
Country
Not specified

quantitatively-focused Custom Memory Design Engineer, leveraging extensive knowledge in SRAM assist logic and memory compilers to conceive and execute leading-edge DRAM and SRAM memory subsystem designs. Key responsibilities involve collaboratively driving design customization, integrating IP cores usingSystemC and UVM, as well as profiling memory access patterns. Must have proven proficiency in Cadence Innovus, Synopsys IC Compiler, and n Vet, along with in-depth understanding of memory design flows and optimal memory hierarchy. Ideal candidate boasts 7-10 years of relevant experience and a Bachelor's degree in Electrical or Computer Engineering. Offer additional expertise in Verilog, C++, and Python, plus exposure to machine learning applications. Apply today for this mid-senior level opportunity shaping cutting-edge memory solutions.

No additional description provided.

SIMILAR OPPORTUNITIES

No similar jobs available at the moment.