Back to all C/C++ jobs
S
Industry not specified
DFT Application Engineer Manager
at Synopsys
Tech LeadNo visa sponsorshipC/C++/C#
Posted 19 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- China
Currency: Not specified
**DFT Application Engineer Manager** - Shanghai, China. Manage DFT team, leverage python, R, AI to improve functional safety in complex designs. Requires 10+ years in DFT, managing teams, and experience in automotive or safety-critical systems. Key responsibilities include defining DFT strategy, mentoring team members, and driving project timelines. Proven track record in secure and reliable design essential.
DFT Application Engineer Manager
Location: Shanghai
We Are:
Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.
We're looking for DFT Application Engineer Manager to join our Shanghai AE team. The AE manager works in a customer-oriented environment to deliver complex DFT flows and methodologies across varying industry segments like Autonomous Transportation, Mission critical AI, High performance computing and Mobile networking. The manager mainly interacts with the customers to assess their methodologies, flows, advance process node test chip and provides feedback to the TestMAX Product RD with customer DFT requirements and help to keep improving TestMAX products.
Responsibilities may include a subset or all the following:
- Compensation
- Not specified
- City
- Country
- China
Leading Shanghai AE team to drive and win TestMAX engagements
Consultation for test solutions during design planning/budgeting.
Test methodology design rules checking during RTL coding stages.
Implementation of design for test (DFT) compression, automatic test generation (ATPG) for single stuck at (SSAF), Transition Delay Fault, Cell-aware faults, and other advanced fault models
Architects and implements solutions for built-in self-test (Memory and Logic BIST) circuitry to test devices in the field.
Participations in customer’s design and flow reviews.
Diagnostics study and debug.
Provides methodologies for test automation flow integration with design planning, RTL parser, scan synthesis, physical design, and sign-off verification tools (static timing, simulation, formal verification).
Develops white papers on methodology and other documentation as may be required for projects.
Provides technical consulting/expertise for customers operating Synopsys test automation tools in a wide variety of application scenarios.
Key Qualifications
8-10 years project DFT execution experience, team leadership experience is a plus for this position
Excellent soft skills on communication and cross team work experience
Excellent knowledge of Hardware Description Language (Verilog/VHDL) and RTL design
Excellent knowledge in scripting, TCL and Perl are preferred.
Ability and desire to dig into and solve complex parallel programming challenges.
Excellent debug and problem-solving skills
Excellent verbal and written communication skills
Excellent knowledge of the Linux OS and tools
Desire to learn and explore new technologies.
Design and verification experience are a plus.
Knowing Design-for-testing concept is a plus.
Prefer to have a long-term internship (9 or 18 months) and finish Master thesis in Synopsys is a plus.
Preferred Experience
Familiar with Agentic AI development flow with Cursor, VS Code or other platform
Familiar with general IC design flow
Familiar with Verilog coding style and best practices
Familiar with VLSI implementation flow
Excellent English communication skill
Proficient users of Perl or TCL is preferred.
DFT Application Engineer Manager
at Synopsys
Back to all C/C++ jobs
S
Industry not specified
DFT Application Engineer Manager
at Synopsys
Tech LeadNo visa sponsorshipC/C++/C#
Posted 19 hours ago
No clicks
Currency: Not specified
**DFT Application Engineer Manager** - Shanghai, China. Manage DFT team, leverage python, R, AI to improve functional safety in complex designs. Requires 10+ years in DFT, managing teams, and experience in automotive or safety-critical systems. Key responsibilities include defining DFT strategy, mentoring team members, and driving project timelines. Proven track record in secure and reliable design essential.
DFT Application Engineer Manager
Location: Shanghai
We Are:
Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.
We're looking for DFT Application Engineer Manager to join our Shanghai AE team. The AE manager works in a customer-oriented environment to deliver complex DFT flows and methodologies across varying industry segments like Autonomous Transportation, Mission critical AI, High performance computing and Mobile networking. The manager mainly interacts with the customers to assess their methodologies, flows, advance process node test chip and provides feedback to the TestMAX Product RD with customer DFT requirements and help to keep improving TestMAX products.
Responsibilities may include a subset or all the following:
Leading Shanghai AE team to drive and win TestMAX engagements
Consultation for test solutions during design planning/budgeting.
Test methodology design rules checking during RTL coding stages.
Implementation of design for test (DFT) compression, automatic test generation (ATPG) for single stuck at (SSAF), Transition Delay Fault, Cell-aware faults, and other advanced fault models
Architects and implements solutions for built-in self-test (Memory and Logic BIST) circuitry to test devices in the field.
Participations in customer’s design and flow reviews.
Diagnostics study and debug.
Provides methodologies for test automation flow integration with design planning, RTL parser, scan synthesis, physical design, and sign-off verification tools (static timing, simulation, formal verification).
Develops white papers on methodology and other documentation as may be required for projects.
Provides technical consulting/expertise for customers operating Synopsys test automation tools in a wide variety of application scenarios.
Key Qualifications
8-10 years project DFT execution experience, team leadership experience is a plus for this position
Excellent soft skills on communication and cross team work experience
Excellent knowledge of Hardware Description Language (Verilog/VHDL) and RTL design
Excellent knowledge in scripting, TCL and Perl are preferred.
Ability and desire to dig into and solve complex parallel programming challenges.
Excellent debug and problem-solving skills
Excellent verbal and written communication skills
Excellent knowledge of the Linux OS and tools
Desire to learn and explore new technologies.
Design and verification experience are a plus.
Knowing Design-for-testing concept is a plus.
Prefer to have a long-term internship (9 or 18 months) and finish Master thesis in Synopsys is a plus.
Preferred Experience
Familiar with Agentic AI development flow with Cursor, VS Code or other platform
Familiar with general IC design flow
Familiar with Verilog coding style and best practices
Familiar with VLSI implementation flow
Excellent English communication skill
Proficient users of Perl or TCL is preferred.
SIMILAR OPPORTUNITIES
No similar jobs available at the moment.
Applications
© 2026 Tech Job Finder. All Rights Reserved.
Applications
© 2026 Tech Job Finder. All Rights Reserved.