Back to all C/C++ jobs
Industry not specified
DFT Design Engineer
at TSMC
Mid LevelNo visa sponsorshipC/C++/C#
Posted a day ago
No clicks
- Compensation
- Not specified
- City
- Country
- Not specified
Currency: Not specified
**DFT Design Engineer**: Orchestrate design-for-testability (DFT) strategies, ensuring testability and manufacturing yield. Leverage tools like CircuitMaker, Mentor Graphics, and In Circuit Test (ICT). Requires 7+ years of experience in DFT, with expertise in scan insertion, test pattern generation, and ATPG. Join our team, driving silicon debug and testability enhancements.
No additional description provided.
