
FY27 Intern - Digital Design Verification Intern - Tirat Carmel
at Qualcomm
Posted 16 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- Not specified
Currency: Not specified
**FW27 Senior Digital Design Verification Intern needed for Tirat Carmel.** Lead testbench creation and verification planning for advanced digital ICs. Required: Experience with SystemVerilog, VHDL, UVM, knowledge of SoC architecture, and proficient in C/C++. Previous experience as a junior or mid-level digital design verification engineer essential. Familiarity with QuestaSim or VCS testbench simulators advantageous.
No additional description provided.
