Industry not specified

Infra IP Design Verification -Staff Engineer

at Qualcomm

Tech LeadNo visa sponsorshipC/C++/C#

Posted 21 hours ago

No clicks

Compensation

Not specified

Currency: Not specified

City

Not specified

Country

Not specified

**Staff Infra IP Design Verification Engineer**: Lead verification of complex SoC IP blocks. Key duties include driving test strategy, writing UVM testbenches, verifying lint and cyclone stats. Essential skills: Proficient in SystemVerilog, UVM, HVL, and experience with QuestaSim/Incisive. Proven expertise in Vergil migrated IP verification rehearsal. Requires 9+ years in verification, with 3+ on complex SoC projects. Collaborate cross-functionally, mentor junior engineers.