
Low Power Design Engineer(NPU)-Sr Lead
at Qualcomm
Posted 17 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- Not specified
Currency: Not specified
**Senior Low Power Design Engineer - NPU Lead** sought to drive NPU (Neural Processing Unit) power optimization. **Senior-level** position requires **ISP, DSP, and power management IC** design expertise. Key responsibilities: **architectural exploration, power model development, and FloPoCo cell library creation**. Must have **10+ years in low power design**, with **proven track record in NPU innovations**. Proficient in **Cadence tools** and **Scripting (Python, Tcl)**. Experience with **MLPerf benchmarks** preferred. Collaborate cross-functionally to **achieve power goals** in high-performance NPUs.
No additional description provided.
