Tech Job Finder - Find Software, Tech Sales and Product Manager Jobs.
Sign In
OR continue with e-mail and password
E-mail address
Password
Don't have an account?
Reset password
Join Tech Job Finder
OR continue with e-mail and password
Username
E-mail address
Password
Confirm Password
How did you hear about us?
By signing up, you agree to our Terms & Conditions and Privacy Policy.

Low Power Design Engineer(NPU)-Sr Lead

at Qualcomm

Back to all C/C++ jobs
Qualcomm logo
Industry not specified

Low Power Design Engineer(NPU)-Sr Lead

at Qualcomm

Tech LeadNo visa sponsorshipC/C++/C#

Posted 17 hours ago

No clicks

Compensation
Not specified

Currency: Not specified

City
Not specified
Country
Not specified

**Senior Low Power Design Engineer - NPU Lead** sought to drive NPU (Neural Processing Unit) power optimization. **Senior-level** position requires **ISP, DSP, and power management IC** design expertise. Key responsibilities: **architectural exploration, power model development, and FloPoCo cell library creation**. Must have **10+ years in low power design**, with **proven track record in NPU innovations**. Proficient in **Cadence tools** and **Scripting (Python, Tcl)**. Experience with **MLPerf benchmarks** preferred. Collaborate cross-functionally to **achieve power goals** in high-performance NPUs.

No additional description provided.

Low Power Design Engineer(NPU)-Sr Lead

at Qualcomm

Back to all C/C++ jobs
Qualcomm logo
Industry not specified

Low Power Design Engineer(NPU)-Sr Lead

at Qualcomm

Tech LeadNo visa sponsorshipC/C++/C#

Posted 17 hours ago

No clicks

Compensation
Not specified

Currency: Not specified

City
Not specified
Country
Not specified

**Senior Low Power Design Engineer - NPU Lead** sought to drive NPU (Neural Processing Unit) power optimization. **Senior-level** position requires **ISP, DSP, and power management IC** design expertise. Key responsibilities: **architectural exploration, power model development, and FloPoCo cell library creation**. Must have **10+ years in low power design**, with **proven track record in NPU innovations**. Proficient in **Cadence tools** and **Scripting (Python, Tcl)**. Experience with **MLPerf benchmarks** preferred. Collaborate cross-functionally to **achieve power goals** in high-performance NPUs.

No additional description provided.

SIMILAR OPPORTUNITIES

No similar jobs available at the moment.