
Physical Design Engineer, Senior to Staff Level
at Qualcomm
Posted 17 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- United States
Currency: Not specified
Senior Physical Design Engineer wanted for cutting-edge semiconductor company. Lead high-performance ASIC design from concept to tapeout, using industry-leading tools like Synopsys IC Compiler, Cadence Innovus, and Menta. Mentor junior engineers, define design goals, optimize power, performance, and area (PPA). Requires 7+ years' experience in physical design, BS/MS in EE/CS, expertise in low-power design techniques, knowledge of HVL/SVL, and experience with Cadence, Synopsys, or comparable tools.
No additional description provided.
