Tech Job Finder - Find Software, Tech Sales and Product Manager Jobs.
Sign In
OR continue with e-mail and password
E-mail address
Password
Don't have an account?
Reset password
Join Tech Job Finder
OR continue with e-mail and password
Username
E-mail address
Password
Confirm Password
How did you hear about us?
By signing up, you agree to our Terms & Conditions and Privacy Policy.

Pre-si performance / TLM modeling Senior Engineer

at Qualcomm

Back to all C/C++ jobs
Qualcomm logo
Industry not specified

Pre-si performance / TLM modeling Senior Engineer

at Qualcomm

Mid LevelNo visa sponsorshipC/C++/C#

Posted 14 hours ago

No clicks

Compensation
Not specified

Currency: Not specified

City
Not specified
Country
Not specified

**Pre-SI Performance/TLM Modeling Senior Engineer**: Leverage advanced performance modeling and Target Leakage Metric (TLM) expertise to enhance early-stage silicon (Si) design. Role demands senior-level proficiency in Python, ANSYS Q3D, and originate_structure. Collaborate with cross-functional teams (CAD, SoC, verification) to reduce Si area and power. Extensive experience in Si physical design, TLM modeling, and performance optimization required. Knowledge of CAD tools and studies, plus familiarity with ASIC/FPGA design flows, preferred.

No additional description provided.

Pre-si performance / TLM modeling Senior Engineer

at Qualcomm

Back to all C/C++ jobs
Qualcomm logo
Industry not specified

Pre-si performance / TLM modeling Senior Engineer

at Qualcomm

Mid LevelNo visa sponsorshipC/C++/C#

Posted 14 hours ago

No clicks

Compensation
Not specified

Currency: Not specified

City
Not specified
Country
Not specified

**Pre-SI Performance/TLM Modeling Senior Engineer**: Leverage advanced performance modeling and Target Leakage Metric (TLM) expertise to enhance early-stage silicon (Si) design. Role demands senior-level proficiency in Python, ANSYS Q3D, and originate_structure. Collaborate with cross-functional teams (CAD, SoC, verification) to reduce Si area and power. Extensive experience in Si physical design, TLM modeling, and performance optimization required. Knowledge of CAD tools and studies, plus familiarity with ASIC/FPGA design flows, preferred.

No additional description provided.

SIMILAR OPPORTUNITIES

No similar jobs available at the moment.