
RISCV CPU Design Verification (Multiple Levels) - Pune
at Qualcomm
Posted 16 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- India
Currency: Not specified
**RISC-V CPU Design Verification Engineer** needed in Pune. **Key Responsibilities**: Unit, functional, and full-chip design verification. **Required Skills**: Strong background in RISC-V CPU design, expertise in SystemVerilog, UVM, Verilator. **Proven experience** in SoC verification, proficient in Linux/Perl/Python scripting. **Senior/Mid-level** candidates encouraged.
No additional description provided.
