
RTL Design Engineer (Peripheral)- Sr Lead
at Qualcomm
Posted 18 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- United States
Currency: Not specified
**Senior RTL Design Engineer - Peripheral Lead** sought to drive development of cutting-edge peripheral IPs for SoCs. Key duties include architecture design (AMBA), prototype development, simulation (VHDL/Verilog), and collaboration with cross-functional teams (ASIC/FPGA). Must-have 8+ years in RTL design, proficiency in SystemVerilog, UVM, and familiarity with Mali/DSP IP. Bachelor's/Smaster's in EE/CS. Proven senior-level experience essential.
No additional description provided.
