
SOC Design Verification Engineer
at Qualcomm
Posted 19 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- United States
Currency: Not specified
**SOC Design Verification Engineer** drives hardware validation. Develops testbenches, creates test cases, and uses VHSIC Hardware Description Language (VHDL) for Verilog designs. Requires BS/MS in EE/CS, 5+ years of hands-on experience in ASIC/FPGA verification. Proficiency in UVM, SystemVerilog, and hands-on experience with gate-level simulations. Experience with formal verification, assertion-based verification a plus. Collaborates with design teams,.debugs issues, and ensures product readiness. Seeks results-driven candidate to join team.
No additional description provided.
