Principal ASIC Digital Verification Engineer- IP Development
at Synopsys
Posted 17 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- India
Currency: Not specified
**Principal ASIC Digital Verification Engineer (IP Development) sought in Bengaluru. Experienced Senior Engineer needed for key role in IP development using Verilog, VHDL, and Python. Lead digital verification, drive static and dynamic verification flows using JasperGold, VCS, and other tools. Collaborate cross-functionally, manage tasks, and mentor junior team members.Requires a minimum of 12 years in ASIC digital verification, proficient in formal verification, and familiar with ASIC design flows. Apply today!**
You thrive in dynamic, fast-paced settings, where collaboration and innovation are at the forefront. Your expertise spans across protocols like DDR, PCIe, AMBA, Ethernet, USB, and MIPI, and you are well-versed in UVM/VMM/OVM methodologies. You are not only proficient in SystemVerilog and object-oriented verification, but you also leverage scripting and programming languages (C/C++, TCL, Perl, Python) to drive productivity and efficiency. Your commitment to quality is unwavering, and you have a keen eye for detail, ensuring coverage-driven verification processes and assertion-based checks are meticulously implemented.
As a Principal Engineer, you are a natural mentor and technical leader, adept at guiding teams, making architectural decisions, and communicating complex ideas with clarity. You value continuous learning, embrace new challenges, and are motivated by the opportunity to work on cutting-edge IP Cores that define the next generation of smart devices. Your experience with functional safety standards (ISO26262, FMEDA) further strengthens your ability to deliver reliable and secure solutions for Synopsys’ global clientele.
Principal ASIC Digital Verification Engineer- IP Development
at Synopsys
Principal ASIC Digital Verification Engineer- IP Development
at Synopsys
Posted 17 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- India
Currency: Not specified
**Principal ASIC Digital Verification Engineer (IP Development) sought in Bengaluru. Experienced Senior Engineer needed for key role in IP development using Verilog, VHDL, and Python. Lead digital verification, drive static and dynamic verification flows using JasperGold, VCS, and other tools. Collaborate cross-functionally, manage tasks, and mentor junior team members.Requires a minimum of 12 years in ASIC digital verification, proficient in formal verification, and familiar with ASIC design flows. Apply today!**
You thrive in dynamic, fast-paced settings, where collaboration and innovation are at the forefront. Your expertise spans across protocols like DDR, PCIe, AMBA, Ethernet, USB, and MIPI, and you are well-versed in UVM/VMM/OVM methodologies. You are not only proficient in SystemVerilog and object-oriented verification, but you also leverage scripting and programming languages (C/C++, TCL, Perl, Python) to drive productivity and efficiency. Your commitment to quality is unwavering, and you have a keen eye for detail, ensuring coverage-driven verification processes and assertion-based checks are meticulously implemented.
As a Principal Engineer, you are a natural mentor and technical leader, adept at guiding teams, making architectural decisions, and communicating complex ideas with clarity. You value continuous learning, embrace new challenges, and are motivated by the opportunity to work on cutting-edge IP Cores that define the next generation of smart devices. Your experience with functional safety standards (ISO26262, FMEDA) further strengthens your ability to deliver reliable and secure solutions for Synopsys’ global clientele.
SIMILAR OPPORTUNITIES
No similar jobs available at the moment.
