
RFIC Digital Verification Sr Engineer
at Qualcomm
Posted 6 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- United States
Currency: Not specified
"Leading RFIC Digital Veriction Sr Engineer opportunity. Drive design verification for RF & analog/mixed-signal ICs. Utilize VHDL, SystemVerilog, UVM in Cadence Innovus/Genus. Requires 7+ years' experience in digital verification, strong knowledge of RFICs, and proficiency in ASIC/FPGA flows. Proven expertise in constrained random testing, functional coverage, and verification languages. Collaborate cross-functionally in this senior role."
No additional description provided.
