
RTL Design(Turing) - Sr Engineer
at Qualcomm
Posted 17 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- Not specified
Currency: Not specified
**RTL Design Senior Engineer.** Leads RTL design for complex SoCs, utilizing VHDL/Verilog. Requires 7+ years' experience, with 3+ in senior roles. Must be proficient in UVM/SV, SystemVerilog, and low-power design techniques. Proven expertise in Cadence, Synopsys tools. Expects onshore experience, with remote collaboration.
No additional description provided.
