Application Engineering, Staff Engineer - Physical Verification (Runset Development)
at Synopsys
Posted 18 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- Not specified
Currency: Not specified
**Staff Engineer - Physical Verification (Runset Development)**: Lead team in designing and optimizing physical verification runsets. **Key Responsibilities**: Develop and maintain runsets for advanced node physical verification flows, troubleshoot and optimize layout vs. schematic (LVS) and design rule checks (DRC). **Required Skills**: Proficient in Millennium, Calibre, and Mentor Graphics tools. Minimum 7 years in semiconductor physical verification, expert understanding of design rule alignment. **Location**: Hsinchu, Taiwan.
You are committed to continuous learning and improvement, keeping pace with evolving foundry processes and design for manufacturability (DFM) requirements. As a natural collaborator and mentor, you enjoy guiding junior team members and fostering a supportive team environment. Your excellent communication skills empower you to engage confidently with customers and field application engineers (FAEs), translating complex requirements into innovative solutions. You are detail-oriented, resourceful, and dedicated to exceeding customer expectations, making you a valuable asset to any high-performing engineering team.
Application Engineering, Staff Engineer - Physical Verification (Runset Development)
at Synopsys
Application Engineering, Staff Engineer - Physical Verification (Runset Development)
at Synopsys
Posted 18 hours ago
No clicks
- Compensation
- Not specified
- City
- Country
- Not specified
Currency: Not specified
**Staff Engineer - Physical Verification (Runset Development)**: Lead team in designing and optimizing physical verification runsets. **Key Responsibilities**: Develop and maintain runsets for advanced node physical verification flows, troubleshoot and optimize layout vs. schematic (LVS) and design rule checks (DRC). **Required Skills**: Proficient in Millennium, Calibre, and Mentor Graphics tools. Minimum 7 years in semiconductor physical verification, expert understanding of design rule alignment. **Location**: Hsinchu, Taiwan.
You are committed to continuous learning and improvement, keeping pace with evolving foundry processes and design for manufacturability (DFM) requirements. As a natural collaborator and mentor, you enjoy guiding junior team members and fostering a supportive team environment. Your excellent communication skills empower you to engage confidently with customers and field application engineers (FAEs), translating complex requirements into innovative solutions. You are detail-oriented, resourceful, and dedicated to exceeding customer expectations, making you a valuable asset to any high-performing engineering team.
SIMILAR OPPORTUNITIES
No similar jobs available at the moment.
