Compensation

Not specified

Currency: Not specified

City

Not specified

Country

Not specified

Senior STA Engineer responsible for leading static timing analysis for complex semiconductor designs. You will define and maintain timing sign-off flows, optimize STA methodology, and collaborate with RTL designers and physical design teams to ensure on-time tapeouts. You will mentor junior team members, evaluate EDA tools, and contribute to timing budgets and constraints. The role requires strong experience in STA, clock tree synthesis, and timing verification in a fast-paced environment.