Compensation

Not specified

Currency: Not specified

City

Not specified

Country

Not specified

We are seeking a STA/Timing Methodology Engineer at Lead/Staff level to develop and optimize timing analysis methodologies for Qualcomm's digital design flows. The role involves modeling, characterization, scripting, and collaboration with design and verification teams to ensure robust timing closure. The candidate will contribute to the evolution of timing sign-off methodologies and tooling, enabling improved performance and reliability across complex designs.