LOG IN
SIGN UP
Tech Job Finder - Find Software, Technology Sales and Product Manager Jobs.
Sign In
OR continue with e-mail and password
E-mail address
Password
Don't have an account?
Reset password
Join Tech Job Finder
OR continue with e-mail and password
E-mail address
First name
Last name
Username
Password
Confirm Password
How did you hear about us?
By signing up, you agree to our Terms & Conditions and Privacy Policy.

ASIC DFT CAD Engineer, Silicon

at Alphabet

Back to all Python jobs
A
Industry not specified

ASIC DFT CAD Engineer, Silicon

at Alphabet

Mid LevelNo visa sponsorshipPython

Posted 4 hours ago

No clicks

Compensation
Not specified INR

Currency: INR

City
Bengaluru
Country
India

This role focuses on automating design-for-test (DFT) workflows in ASIC development. You will build Python-based frameworks and DFT RTL pattern generation and SoC design automation, aimed at improving execution efficiency. You will develop and maintain DFT flows and tooling, and collaborate with cross-functional teams to debug issues across boards, software, and manufacturing. The role also involves integrating advanced CAD tools with AI-driven models to optimize silicon design workflows.

ASIC DFT CAD Engineer, Silicon

  • Copy link
  • Email a friend
GoogleBengaluru, Karnataka, India
Mid
  • Copy link
  • Email a friend

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
  • 3 years of experience in DFT design or CAD.
  • Experience with DFT EDA tools like Tessent.
  • Experience with scripting in languages like Python and Tcl.
  • Experience in developing and maintaining DFT flows and methodologies.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
  • Experience in advanced technology nodes.
  • Experience with DFT for a subsystem with multiple physical partitions.
  • Experience with developing software pipelines for managing engineering data and training models.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will focus on automating design for test (DFT) workflows, which involves creating frameworks in Python and building workflows for DFT register-transfer level (RTL) and pattern generation, as well as System-on-Chip (SoC) design and validation automation. Your responsibility will be improving execution efficiency.


We utilize 'Agentic AI,' which means designing and deploying multi-agent systems to execute complex tasks like silicon design automation and optimization within existing Computer-Aided Design (CAD) environments. This requires the seamless integration of advanced CAD tools with powerful, Python-based AI models to establish a truly collaborative design ecosystem.

The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.

Responsibilities

  • Anticipate and address application-specific integrated circuit (ASIC) design issues, analyze, and validate design by leveraging test results, and suggest or implement design improvement and determine ASIC design methodologies and own cross-functional SOC development activities.
  • Develop and support various electronic design automation (EDA) tool infrastructure and flows.
  • Collaborate with cross-functional teams to debug failures (e.g., boards, software, manufacturing, design, thermal issues, etc.).
  • Optimize cost and efficiency while delivering predictable and reliable license or compute resources, including runtime and optimal use of storage.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

ASIC DFT CAD Engineer, Silicon

at Alphabet

Back to all Python jobs
A
Industry not specified

ASIC DFT CAD Engineer, Silicon

at Alphabet

Mid LevelNo visa sponsorshipPython

Posted 4 hours ago

No clicks

Compensation
Not specified INR

Currency: INR

City
Bengaluru
Country
India

This role focuses on automating design-for-test (DFT) workflows in ASIC development. You will build Python-based frameworks and DFT RTL pattern generation and SoC design automation, aimed at improving execution efficiency. You will develop and maintain DFT flows and tooling, and collaborate with cross-functional teams to debug issues across boards, software, and manufacturing. The role also involves integrating advanced CAD tools with AI-driven models to optimize silicon design workflows.

ASIC DFT CAD Engineer, Silicon

  • Copy link
  • Email a friend
GoogleBengaluru, Karnataka, India
Mid
  • Copy link
  • Email a friend

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
  • 3 years of experience in DFT design or CAD.
  • Experience with DFT EDA tools like Tessent.
  • Experience with scripting in languages like Python and Tcl.
  • Experience in developing and maintaining DFT flows and methodologies.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
  • Experience in advanced technology nodes.
  • Experience with DFT for a subsystem with multiple physical partitions.
  • Experience with developing software pipelines for managing engineering data and training models.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will focus on automating design for test (DFT) workflows, which involves creating frameworks in Python and building workflows for DFT register-transfer level (RTL) and pattern generation, as well as System-on-Chip (SoC) design and validation automation. Your responsibility will be improving execution efficiency.


We utilize 'Agentic AI,' which means designing and deploying multi-agent systems to execute complex tasks like silicon design automation and optimization within existing Computer-Aided Design (CAD) environments. This requires the seamless integration of advanced CAD tools with powerful, Python-based AI models to establish a truly collaborative design ecosystem.

The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.

Responsibilities

  • Anticipate and address application-specific integrated circuit (ASIC) design issues, analyze, and validate design by leveraging test results, and suggest or implement design improvement and determine ASIC design methodologies and own cross-functional SOC development activities.
  • Develop and support various electronic design automation (EDA) tool infrastructure and flows.
  • Collaborate with cross-functional teams to debug failures (e.g., boards, software, manufacturing, design, thermal issues, etc.).
  • Optimize cost and efficiency while delivering predictable and reliable license or compute resources, including runtime and optimal use of storage.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

SIMILAR OPPORTUNITIES

No similar jobs available at the moment.