LOG IN
SIGN UP
Tech Job Finder - Find Software, Technology Sales and Product Manager Jobs.
Sign In
OR continue with e-mail and password
E-mail address
Password
Don't have an account?
Reset password
Join Tech Job Finder
OR continue with e-mail and password
E-mail address
First name
Last name
Username
Password
Confirm Password
How did you hear about us?
By signing up, you agree to our Terms & Conditions and Privacy Policy.

Senior TPIP QRE (Quality and Reliability Engineer)

at Arm Holdings

Back to all Python jobs
Arm Holdings logo
Industry not specified

Senior TPIP QRE (Quality and Reliability Engineer)

at Arm Holdings

Tech LeadNo visa sponsorshipPython

Posted 7 hours ago

No clicks

Compensation
$202,300 – $273,700 USD

Currency: $ (USD)

City
Not specified
Country
United States

Senior TPIP Quality & Reliability Engineer (QRE) will be the go-to expert for pre-silicon quality of high-speed I/O subsystems, starting with DDR, PCIe, and eUSB, and driving quality across upcoming SOCs by partnering with TPIP vendors, integration teams, and architects to meet DFX targets from simulation through silicon. Responsibilities include pre-silicon quality engineering, collaborating with IP vendors and internal teams to achieve high silicon QE performance for HSIO blocks (DDR, PCIe, eUSB, D2D) and driving closure on DFX metrics. Lead Silicon-to-Simulation correlation efforts by analyzing silicon measurements (eye diagrams, BER, BIST logs) and mapping them back to design and pre-silicon estimates. Also chair the DDR and PCIe TPIP Councils to harmonize quality criteria and vendor deliverables across projects.

Job Overview:

As a Senior TPIP Quality & Reliability Engineer (QRE) you’ll be the go-to expert for pre-silicon quality of our high-speed I/O (HSIO) subsystems. You’ll initially work on DDR, PCIe, eUSB, then drive quality across upcoming SOCs by partnering with TPIP vendors, integration teams, and architects to ensure our DFX targets are met from simulation through silicon.

Responsibilities:

Pre-Silicon Quality Engineering

  • Collab with IP vendors and internal integration/architecture/DV/DFT/PTE teams to achieve high silicon QE performance for HSIO blocks: DDR, PCIe, eUSB, D2D, etc.
  • Drive closure on DFX metrics (test coverage, margin analysis, stuck-at/scan coverage, clock-domain checks).

Silicon-to-Simulation Correlation

  • Help develop and maintain methodologies to validate that silicon behavior matches pre-silicon estimates.
  • Analyze silicon measurements (eye-diagrams, BER, BIST logs) and correlate back to design and simulation data.

TPIP Council Leadership

  • Chair the DDR and PCIe TPIP Councils to harmonize quality criteria, test architectures, and vendor deliverables across projects.
  • Partner closely with Architecture, Integration, Validation, Package, and SIPI teams to anticipate integration challenges.

Required Skills and Experience:

  • Bachelor’s or Master’s in Electrical Engineering or related field.
  • 7+ years experience in high-speed interface design, validation, or bring-up (DDR, PCIe, SerDes).
  • Proven track record in post-silicon characterization (BER, margining) and correlating with pre-silicon simulations.
  • Strong scripting skills (Python, TCL) for data parsing, test automation, and result visualization.
  • Excellent communication skills: able to drive technical discussions across vendors and internal teams.

Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work: https://careers.arm.com/en/10x-mindset

#LI-RJ1

Salary Range:

$202,300-$273,700 per year

We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.

Accommodations at Arm

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Hybrid Working at Arm

Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

Equal Opportunities at Arm

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Senior TPIP QRE (Quality and Reliability Engineer)

at Arm Holdings

Back to all Python jobs
Arm Holdings logo
Industry not specified

Senior TPIP QRE (Quality and Reliability Engineer)

at Arm Holdings

Tech LeadNo visa sponsorshipPython

Posted 7 hours ago

No clicks

Compensation
$202,300 – $273,700 USD

Currency: $ (USD)

City
Not specified
Country
United States

Senior TPIP Quality & Reliability Engineer (QRE) will be the go-to expert for pre-silicon quality of high-speed I/O subsystems, starting with DDR, PCIe, and eUSB, and driving quality across upcoming SOCs by partnering with TPIP vendors, integration teams, and architects to meet DFX targets from simulation through silicon. Responsibilities include pre-silicon quality engineering, collaborating with IP vendors and internal teams to achieve high silicon QE performance for HSIO blocks (DDR, PCIe, eUSB, D2D) and driving closure on DFX metrics. Lead Silicon-to-Simulation correlation efforts by analyzing silicon measurements (eye diagrams, BER, BIST logs) and mapping them back to design and pre-silicon estimates. Also chair the DDR and PCIe TPIP Councils to harmonize quality criteria and vendor deliverables across projects.

Job Overview:

As a Senior TPIP Quality & Reliability Engineer (QRE) you’ll be the go-to expert for pre-silicon quality of our high-speed I/O (HSIO) subsystems. You’ll initially work on DDR, PCIe, eUSB, then drive quality across upcoming SOCs by partnering with TPIP vendors, integration teams, and architects to ensure our DFX targets are met from simulation through silicon.

Responsibilities:

Pre-Silicon Quality Engineering

  • Collab with IP vendors and internal integration/architecture/DV/DFT/PTE teams to achieve high silicon QE performance for HSIO blocks: DDR, PCIe, eUSB, D2D, etc.
  • Drive closure on DFX metrics (test coverage, margin analysis, stuck-at/scan coverage, clock-domain checks).

Silicon-to-Simulation Correlation

  • Help develop and maintain methodologies to validate that silicon behavior matches pre-silicon estimates.
  • Analyze silicon measurements (eye-diagrams, BER, BIST logs) and correlate back to design and simulation data.

TPIP Council Leadership

  • Chair the DDR and PCIe TPIP Councils to harmonize quality criteria, test architectures, and vendor deliverables across projects.
  • Partner closely with Architecture, Integration, Validation, Package, and SIPI teams to anticipate integration challenges.

Required Skills and Experience:

  • Bachelor’s or Master’s in Electrical Engineering or related field.
  • 7+ years experience in high-speed interface design, validation, or bring-up (DDR, PCIe, SerDes).
  • Proven track record in post-silicon characterization (BER, margining) and correlating with pre-silicon simulations.
  • Strong scripting skills (Python, TCL) for data parsing, test automation, and result visualization.
  • Excellent communication skills: able to drive technical discussions across vendors and internal teams.

Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work: https://careers.arm.com/en/10x-mindset

#LI-RJ1

Salary Range:

$202,300-$273,700 per year

We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.

Accommodations at Arm

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Hybrid Working at Arm

Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

Equal Opportunities at Arm

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

SIMILAR OPPORTUNITIES

No similar jobs available at the moment.