LOG IN
SIGN UP
Tech Job Finder - Find Software, Technology Sales and Product Manager Jobs.
Sign In
OR continue with e-mail and password
E-mail address
Password
Don't have an account?
Reset password
Join Tech Job Finder
OR continue with e-mail and password
E-mail address
First name
Last name
Username
Password
Confirm Password
How did you hear about us?
By signing up, you agree to our Terms & Conditions and Privacy Policy.

Process Technology Design Engineer

at Intel

Back to all Python jobs
Intel logo
Industry not specified

Process Technology Design Engineer

at Intel

JuniorNo visa sponsorshipPython

Posted 18 hours ago

No clicks

Compensation
$122,440 – $232,190 USD

Currency: $ (USD)

City
Austin
Country
United States

Work with Intel Foundry's Library Benchmarking team to develop and analyze pre-silicon and post-silicon technology benchmarking metrics for digital-logic power and performance across multiple process nodes. Contribute to Technology and Standard Cell library pathfinding and to Design Technology Co-optimization (DTCO) of different Standard Cell offerings. Design and characterize benchmarking metrics and process monitoring oscillators, followed by post-silicon analysis to quantify FEOL/BEOL factors contributing to the Silicon-to-Simulation gap. This role requires strong collaboration, customer orientation, and effective communication with internal and external partners.

Job Details:

Job Description: 

This position is with the Library Benchmarking team within Intel Foundry's Advanced Design Library organization. This group works closely with both process and product design teams, to deliver capabilities to optimize and integrate digital-logic circuits with Intel's leading edge process technology.

The successful Candidate will participate in design, development, and analysis of pre-silicon and post-silicon "technology benchmarking metrics." These metrics are used to target and benchmark digital-logic power and performance associated with the various technology nodes. The candidate is also expected to analyze power/performance tradeoffs between the different Standard Cell library offerings during technology pathfinding.

Responsibilities include, but are not limited to:

  • Participating in Technology and Standard Cell library architecture pathfinding activities.
  • Contributing to Design Technology Co-optimization (DTCO) of different Standard Cell library offerings on a given technology node.
  • Design and development of pre-silicon and post- silicon technology benchmarking metrics.
  • Design and characterization of process monitoring oscillators followed by Post-silicon analysis, to identify and quantify FEOL/BEOL factors contributing to Silicon-to-Simulation gap.

Strong customer orientation, excellent written and verbal communication skills, and ability to work with external and internal partners in a flexible manner are expected.

Qualifications:

You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualification

  • Master’s degree in Electrical/Computer Engineering with 2+ years of experience – OR – PhD degree in Electrical/Computer Engineering
  • Technical background in the areas of CMOS device electronics and digital-logic/mixed-signal circuits.

Preferred Qualifications

  • Experience using CAD tools in one or more of the following areas: circuit simulation and modeling, physical layout design, design validation, field solver simulation, design synthesis and APR.
  • Strong capability of one or more languages (C/C++, TCL, Perl, Python) for design automation.
  • JMP analysis skills.
  • 2-4 years of working in an industrial environment

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location: 

US, Oregon, Hillsboro

Additional Locations:

US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, Austin

Business group:

Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Process Technology Design Engineer

at Intel

Back to all Python jobs
Intel logo
Industry not specified

Process Technology Design Engineer

at Intel

JuniorNo visa sponsorshipPython

Posted 18 hours ago

No clicks

Compensation
$122,440 – $232,190 USD

Currency: $ (USD)

City
Austin
Country
United States

Work with Intel Foundry's Library Benchmarking team to develop and analyze pre-silicon and post-silicon technology benchmarking metrics for digital-logic power and performance across multiple process nodes. Contribute to Technology and Standard Cell library pathfinding and to Design Technology Co-optimization (DTCO) of different Standard Cell offerings. Design and characterize benchmarking metrics and process monitoring oscillators, followed by post-silicon analysis to quantify FEOL/BEOL factors contributing to the Silicon-to-Simulation gap. This role requires strong collaboration, customer orientation, and effective communication with internal and external partners.

Job Details:

Job Description: 

This position is with the Library Benchmarking team within Intel Foundry's Advanced Design Library organization. This group works closely with both process and product design teams, to deliver capabilities to optimize and integrate digital-logic circuits with Intel's leading edge process technology.

The successful Candidate will participate in design, development, and analysis of pre-silicon and post-silicon "technology benchmarking metrics." These metrics are used to target and benchmark digital-logic power and performance associated with the various technology nodes. The candidate is also expected to analyze power/performance tradeoffs between the different Standard Cell library offerings during technology pathfinding.

Responsibilities include, but are not limited to:

  • Participating in Technology and Standard Cell library architecture pathfinding activities.
  • Contributing to Design Technology Co-optimization (DTCO) of different Standard Cell library offerings on a given technology node.
  • Design and development of pre-silicon and post- silicon technology benchmarking metrics.
  • Design and characterization of process monitoring oscillators followed by Post-silicon analysis, to identify and quantify FEOL/BEOL factors contributing to Silicon-to-Simulation gap.

Strong customer orientation, excellent written and verbal communication skills, and ability to work with external and internal partners in a flexible manner are expected.

Qualifications:

You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualification

  • Master’s degree in Electrical/Computer Engineering with 2+ years of experience – OR – PhD degree in Electrical/Computer Engineering
  • Technical background in the areas of CMOS device electronics and digital-logic/mixed-signal circuits.

Preferred Qualifications

  • Experience using CAD tools in one or more of the following areas: circuit simulation and modeling, physical layout design, design validation, field solver simulation, design synthesis and APR.
  • Strong capability of one or more languages (C/C++, TCL, Perl, Python) for design automation.
  • JMP analysis skills.
  • 2-4 years of working in an industrial environment

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location: 

US, Oregon, Hillsboro

Additional Locations:

US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, Austin

Business group:

Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

SIMILAR OPPORTUNITIES

No similar jobs available at the moment.